Abstract---A self-aligned fabrication process for AlGaAs/GaAs heterojunction bipolar transistors (HBT's) is presented. The advantage of this process is that selfaligned structure and device passivation can be realized simultaneously using silicon nitride sidewall technique. The silicon nitride sidewall functions both as an isolation layer to prevent shorting between the base metal and the emitter mesa and as an etching mask to prevent AlGaAs passivation layer to be removed. A current gain cutoff frequency fT of 30GHz and a maximum oscillation frequency f, , , of 50 GHz have been obtained from the device with 3pmx15pm emitter size.
Introduction
AlGaAs/GaAs heterojunction bipolar transistors(HBT's) are very attractive devices for high-speed digital circuit and microwave power applications. This is because AlGaAs/GaAs HBT' s possess many inherent advantages, such as very short transit time[ 13, high current handling capacity [2] , large transconductance exponentially dependent on Vbe [3] , clean pinch off in the off cycle [3] , and controllable breakdown voltage with collector epitaxial design [4] . Using these advantages, excellent RF performance have been demonstrated [5-61. In order to reach high speed and excellent microwave performance, many self-aligned schemes have been presented to reduce base resistance and parasitic capacitance, as well as intrinsic transit time. However, the device passivation is also a very important issue related to the device reliability. In this paper, a self-aligned fabrication process for AlGaAs/GaAs HBT's is presented. The advantage of this process is that self-aligned structure and device passivation can be realized simultaneously using silicon nitride sidewall technique. A current gain cutoff frequency fT of 30GHz and a maximum oscillation frequency f, , of more than 50 GHz have been achieved from the device with 3pmx15pm emitter size.
Device Fabrication
The epitaxial device structure was grown on 3-inch-diameter semi-insulating GaAs substrates using MOCVD technique. The material structure is shown in Table. 1. Table 1 The HBT epitaxial layer structure Layer The emitter -base graded junction was adopted. The thickness and doping level of the heavily C-doped base were lOOnm and 4x1019cm", respectively. The collector was designed to give the base-collector breakdown voltage higher than 17V without increasing collector transit time too much. After implantation, the masking materials of photoresist and silicon nitride are removed by acetone and buffered HF acid. An Au/Ge/Ni/Au metal layer is then evaporated and selectively lifted off using the emitter mask. The metal emitter contacts are subsequently used as a natural mask to wet-etch the regions other than the emitter mesas down to approximately 500A above the p+ base layer. The etching process includes an initial etch of 3:1:50 H3P04:H202:H20 solution to remove the top InGaAs cap layer, followed by a 10:4:500 NH40H: H202:H20 solution to etch down to approximately 500 A above the p+ base layer. After this etching step, around 500 A AlGaAs emitter layer is exposed to air. This layer is, to a first approximation, fully depleted due to the combination of surface Fermi level pinning on the top and being the more lightly doped layer in the base-emitter junction below. After that, a layer of silicon nitride is then deposited by PECVD. The nitride is then etched by RIE, leaving only sidewall silicon nitride covering the sides of the emitter mesas and external base surface under the emitter metal. Next, 10:4:500 NH40H: H202:H20 solution is used again to etch down to the base. Because the AlGaAs surface under emitter metal is covered by silicon nitride, this etching step does not remove the depleted AlGaAs layer under emitter metal. The base contact region is subsequently defined and a base contact metal of Ti/Pt/Au is e-beam evaporated and lifted off. The base is self-aligned to the emitter, and the nitride sidewall functions both as an isolation layer to prevent shorting between the base metal and the emitter mesa and as a etching mask to prevent AlGaAs passivation layer to be removed. In this way, we both realize the self-aligned structure HBT's and complete the device passivation simultaneously. The device active region is then defined with base island mask. The area outside this masked region is etched down well into the subcollector layer. The collector is then defined and contact metal of Au/Ge/Ni/Au is used. The contact is alloyed at 410C for 10s. Finally, interconnect metal Ti/Au is applied to contact the different electrodes. The SEM photograph of the final device fabricated is shown in Fig. 2 . from Fig. 3 , device shows excellent dc performance. The current gain is more than 20 and offset voltage is about 200mV. The knee voltage is about 1V at collector current of 30 mA. The negative slope in I-V curve is caused by device self-heat, which will give rise to the current gain decrease. 
Device Performance and Discussions
The device dc characteristics were measured by directly probing on the wafer using HP4 155 parameter analyzer. 
Conclusion
A self-aligned fabrication process for AlGaAs/GaAs HBT's is presented. The advantage of this process is that selfaligned structure and device passivation advantage of this process is that selfaligned structure and device passivation can be realized simultaneously using silicon nitride sidewall technique. The silicon nitride sidewall functions both as an isolation layer to prevent shorting between the base metal and the emitter mesa and as a etching mask to prevent AlGaAs passivation layer to be removed. In this way, we both realize the selfalignea structure HBT's and complete the device passivation simultaneously.
